FPGA Design - Lead Research Engineer "CLEARANCE REQUIRED" at gevernova | Sift Talent | Sift